In this study, Si implantation was used to improve the interface properties of SiC/SiO 2 in 4H-SiC lateral MOSFETs. In lateral n-channel MOSFETs, a 4%-6% improvement on the linear and saturation current was observed with Si implantation. From high/low-frequency CV measurements, the Siimplanted n-type MOS capacitor showed a 20% lower interface state density than the non-implanted ones at an energy level of E C − E = 0.2 eV, without degrading oxide integrity. Lateral p-channel MOSFETs, on the other hand, showed a 36.5% reduction in the linear current and a 16.6% reduction in the saturation current with Si implantation. Furthermore, the temperature coefficients of lateral and vertical MOSFETs implanted by Si were monitored up to 175°C. The temperature coefficients of the Si-implanted n-channel and p-channel lateral MOSFETs were nearly identical to those of their non-implanted counterparts.
Introduction
4H-SiC is an attractive material for power devices because of its wide bandgap, high critical electric field, good thermal conductivity etc. [1] [2] [3] [4] However, MOS-gated field-effect devices in SiC face high channel resistance due to low inversion layer mobility and high interface state density. 5, 6) Previous reports have introduced treatments to improve the properties of SiO 2 /4H-SiC interfaces using several techniques such as wet oxidation, 7) oxynitridation [8] [9] [10] [11] [12] and post-annealing. [13] [14] [15] [16] [17] The field-effect mobility under the gate electrode is still less than about 100 cm 2 V −1 s −1 , [18] [19] [20] which is much lower than the bulk electron mobility (about 800 cm 2 V −1 s −1 ). 3) A previous study reported Ge-implanted Si n-channel MOSFETs gain a field-effect mobility improvement with a lower threshold voltage. 21, 22) In a previous work, another species of group IV elements, Si, was introduced through ion implantation to modify the interface properties of 4H-SiC n-channel MOSFETs showing the potential of Si implantation. 23) In this work, we conduct a study on the electrical properties of a gate oxide formed by thermal oxidation of a Si-rich amorphous layer near the 4H-SiC surface through Si implantation up to 1 × 10 15 cm −2 . The oxidation mechanism and the oxidation rate are expected to be different from those of single-crystalline 4H-SiC. Both n-channel and p-channel MOSFETs under Si implantation before gate oxidation are investigated in this paper.
Experimental methods
Lateral MOSFETs were made on a 4H-SiC n − epilayer with a doping concentration of 8 × 10 15 cm −3 and a thickness of 11 μm for 1200-V-rated vertical devices. The n-channel and p-channel lateral MOSFETs were fabricated with a typical DIMOS process, with the p-well for the DIMOS being the same as the p-body for the n-channel lateral MOSFET. The total dosage and the highest energy of the p-well implantation were 9.1 × 10 13 cm −2 and 650 keV, implanted using Al. Through TCAD simulation, the surface concentration of the implanted pwell was 1.4 × 10 17 cm −3 . The n-body for the p-channel lateral MOSFET was the n-drift layer, which was 8 × 10 15 cm −3 doped. No extra mask layer was added. After a wafer clean, a pwell, p+ regions, and n+ regions for the source/drain were formed by high-temperature implantation. [24] [25] [26] An n-type implant was done using P, and a p-type implant was done using Al. After dopant activation with a graphite cap at a high temperature, [27] [28] [29] [30] Si was implanted blanketly on three wafers at a temperature of 500°C with three doses of 1 × 10 14 cm −2 , 5 × 10 14 cm −2 , and 1 × 10 15 cm −2 , respectively. The Si implantation energy was 10 keV to create an appropriate implant profile. A standard sample without Si implantation was also processed in parallel to be compared with the Si implantation splits described previously. The gate dielectric was thermally grown and annealed in a N 2 O ambient atmosphere to passivate the traps. The gate dielectric thickness was about 47 nm from the measured C OX for all these wafers. The gate electrode was n-type polysilicon. Source, drain, and body contacts were formed by nickel silicide. The electrical characteristics of the fabricated devices were measured using a 4284 LCR meter and a B1505A power device analyzer.
Results and discussion

DC characteristics of lateral MOSFETs
The measured lateral devices of both n-channel and p-channel MOSFETs had a channel width of 100 μm and a channel length of 100 μm. Figure 1 shows the n-channel MOSFET transfer characteristics of the non-Si-implanted standard group and the 1 × 10 15 cm −2 dosage Si-implanted group when the V ds bias was 0.1 V. It can be observed that the threshold voltages of both groups, defined at I ds = 0.1 μA multiplied by an adjusted ratio of W/L, were nearly identical at around 6 V. However, the Si-implanted MOSFET had a larger I dlin , about 4% more compared with that of the standard group, when V g was 20 V. Furthermore, the field-effect mobility of the Siimplanted group improved by 2.5% as compared to that of the standard one from 18.8 cm 2 V −1 s −1 to 19.3 cm 2 V −1 s −1 . This increase in field-effect mobility may be attributed to a decrease in interface state density, which can be confirmed by Fig. 2 . As shown in Fig. 2 , the subthreshold slope of the n-channel MOSFET in the Si-implanted group reduced from 1364 mV dec −1 to 1022 mV dec −1 when I ds was equal to 1 nA, which is an implication of a reduction in interface state density. Figure 3 shows an increase in I dsat of the Si-implanted group, about 5.5% over I dsat of the standard group, when V gs was 20 V and V ds was 20 V. In contrast, Si implantation led to the degradation of SiC p-channel MOSFETs as shown in Figs. 4 to 6. Figure 4 depicts the transfer characteristics of standard and Si-implanted groups of p-channel MOSFETs.
The threshold voltage, which was defined at I ds = 0.01 μA × W/L, decreased from −6.2 V of the Si-implanted group to −6.8 V of the standard group, making the device hard to turn on. Moreover, from Fig. 4 , I dlin of the Si-implanted group reduced by 36.5% from that of the standard group, and the peak field-effect mobility reduced from 5.5 cm 2 V −1 s −1 to 3.9 cm 2 V −1 s −1 . By looking at the subthreshold slopes in Fig. 5 , it is evident that the decrease in field-effect mobility of the Si-implanted p-channel MOSFETs was due to the increase of interface trap density, which is different from that of the nchannel MOSFETs. Figure 6 shows the I d -V d curves of both the control and standard groups of p-channel MOSFETs, and about a 16.6% decrease in I dsat was observed in the control group. Figure 7 summarizes the V TH of the n-channel and p-channel MOSFETs with and without Si implantation as the gate length shrank. In general, V TH roll-off was clearly observed in all these structures, and the faster roll-off of the p-channel MOSFETs can be explained by their lightly doped n-well which was an n-drift layer. On the other hand, the p-well of the n-channel MOSFETs was more heavily doped since it was identical to the p-body of a DIMOS. From the results shown in Fig. 7 , Si implantation reduces V TH in n-channel MOSFETs but increases V TH in p-channel MOSFETs at all gate lengths. However, in n-channel MOSFETs, the shortchannel effect is more pronounced when the channel length is shrunk to 2 μm.
V TH roll-off of lateral MOSFETs
Dielectric properties affected by Si implantation
The interface state density (D IT ), which was deduced by high/ low-frequency CV measurement on n-type MOS capacitors, is shown in Fig. 8 . The high frequency was 1 MHz, and the low frequency was obtained using the quasi-CV module of Agilent B1505A with a voltage step of 200 mV and an integration time of 100 ms. The Si-implanted samples showed a smaller D IT value, about a 20% reduction, than the non-implanted standard ones at an energy level of E c − E = 0.2 eV, which should benefit the conduction of an n-channel MOSFET. However, the Si-implanted NMOS caps had higher D IT deep in the energy band, which makes them very slow-responding and less critical for practical applications. Figure 9 shows the dielectric breakdown measurement results. The leakage and breakdown behaviors of these wafers with and without Si implants were nearly identical.
Minority carrier lifetime
In previous studies it was shown that minority carrier lifetimes in SiC can be enhanced by carbon implantation, 31) because carbon atoms diffuse and eliminate a critical lifetime killer defect, carbon vacancy. As a result, the conductivity modulation and the forward voltage (V F ) of a PIN diode in SiC are significantly reduced. Here we summarize the forward characteristics of the body diodes inherent in the lateral n-channel MOSFETs in Fig. 10 . V F increased with the Si implantation dose which implies the decrease of minority carrier lifetimes in SiC. This phenomenon can be explained as the opposite effect of carbon implantation and is direct evidence that implanted Si atoms diffuse into the crystal and modify the properties at the interface as well as at the bulk.
Temperature coefficient of Si-implanted MOSFETs
From the above measurement results, Si implantation on nchannel MOSFETs contributes to the forward conduction of the devices by threshold voltage reduction. Threshold voltage variation via temperature was also investigated in lateral MOSFETs with a gate length of 100 μm from room temperature to 175°C as shown in Fig. 11. From Fig. 11 , although the Si-implanted p-channel MOSFET showed a higher threshold voltage, the decreasing slope was 4 mV K −1 , nearly the same as that of the standard p-channel MOSFET. Similarly, both the control and standard groups of n-channel MOSFETs showed a temperature coefficient of V TH of 15 mV K −1 . This result reflects the fact that Si implantation has nearly no influence on the temperature coefficient of V TH in SiC lateral MOSFETs, because the implanted Si species is not a dopant in SiC, and the effective concentration of the well of the MOSFETs is not altered.
DC characteristics of Si-implanted DIMOS
Si implantation was also employed on a SiC DIMOS. Figure 12 shows the measurement results. As compared to that of the standard DIMOS without Si implantation, I dsat of the Si-implanted DIMOS at V gs = 5 V was increased by 7.6- fold. R ON,SP extracted at V g = 20 V and V d = 1 V was reduced from 5.6 mΩ cm 2 to 4.0 mΩ cm 2 . According to Fig. 7 , which shows the V TH roll-off of both types of MOSFETs, the short-channel effect was more pronounced in the case of the n-MOSFETs and the channel length of the DIMOS was 0.8 μm. Based on the above observations, we believe that the improvement in conduction of the Siimplanted DIMOS was a result of the Si implantation and short-channel effect combined.
Conclusions
The effects of Si implantation on both n-channel and pchannel lateral MOSFETs are studied in this work. Si implantation on lateral 4H-SiC n-channel MOSFETs brought about a 4% improvement in I dsat and I dlin , extracted from devices with gate lengths of 100 μm, but when it was applied to p-channel MOSFETs, it showed a 16.6% degradation in I dsat and a 36.5% degradation in I dlin . Si implantation reduced the absolute value of V TH in the n-channel lateral MOSFETs but increased the absolute value of V TH in the p-channel MOSFETs. Meanwhile, Si implantation showed no effect of degradation on the oxide leakage and breakdown characteristics. 
